Motorola CPU32 Manuale Utente Pagina 315
- Pagina / 646
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Floating Point Instructions
MOTOROLA M68000 FAMILY PROGRAMMER’S REFERENCE MANUAL 5-13
FADD Floating-Point Add FADD
(MC6888X, MC68040)
If R/M = 1, specifies the location of the source operand location. Only data
addressing modes can be used as listed in the following table:
*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 — The operation is register to register.
1 — The operation is < ea > to register.
Source Specifier field—Specifies the source register or data format.
If R/M = 0, specifies the source floating-point data register.
If R/M = 1, specifies the source data format:
000 —Long-Word Integer (L)
001 —Single-Precision Real (S)
010 —Extended-Precision Real (X)
011 — Packed-Decimal Real (P)*
100 —Word Integer (W)
101 —Double-Precision Real (D)
110 — Byte Integer (B)
*This encoding will cause an unimplemented data type exception to allow
emulation in software.
Destination Register field—Specifies the destination floating- point data register.
Opmode field—Specifies the instruction and rounding precision.
Addressing Mode Mode Register Addressing Mode Mode Register
Dn 000 reg. number:Dn (xxx).W 111 000
An — — (xxx).L 111 001
(An) 010 reg. number:An # < data > 111 100
(An) + 011 reg. number:An
– (An) 100 reg. number:An
(d
16
,An) 101 reg. number:An (d
16
,PC) 111 010
(d
8
,An,Xn) 110 reg. number:An (d
8
,PC,Xn) 111 011
(bd,An,Xn) 110 reg. number:An (bd,PC,Xn) 111 011
([bd,An,Xn],od) 110 reg. number:An ([bd,PC,Xn],od) 111 011
([bd,An],Xn,od) 110 reg. number:An ([bd,PC],Xn,od) 111 011
0100010 FADD Rounding precision specified by the floating-point control
register.
1100010 FSADD Single-precision rounding specified.
1100110 FDADD Double-precision rounding specified.
- MOTOROLA 2
- M68000 FAMILY 2
- TABLE OF CONTENTS 3
- LIST OF FIGURES 8
- LIST OF FIGURES (Concluded) 9
- LIST OF TABLES 10
- LIST OF TABLES (Continued) 11
- SECTION 1 12
- INTRODUCTION 12
- 1.1.3 Program Counter 14
- 1.3.2 Status Register 21
- 31 24 23 16 23
- ADDRESS BASE ADDRESS MASK 23
- 1514131211109876 432 0 23
- 1.4 INTEGER DATA FORMATS 25
- 1.6.1 Normalized Numbers 29
- 1.6.2 Denormalized Numbers 29
- 1.6.3 Zeros 30
- 1.6.4 Infinities 30
- 1.6.5 Not-A-Numbers 30
- Introduction 31
- SECTION 2 42
- ADDRESSING CAPABILITIES 42
- POINTS TO 46
- 2.2.18 Immediate Data 60
- Addressing Capabilities 63
- BR Xn bd Addressing Mode 65
- 2.5.2 Memory Indirect Modes 66
- 2.6 OTHER DATA STRUCTURES 69
- 2.6.1 System Stack 69
- 2.6.2 Queues 70
- SECTION 3 72
- INSTRUCTION SET SUMMARY 72
- Bit field selection 74
- 3.1.3 Logical Instructions 79
- 3.1.6 Bit Field Instructions 81
- → (SSP); 84
- Table 3-19. Conditional Tests 90
- 3.3 INSTRUCTION EXAMPLES 91
- 3.3.4 Bit Field Instructions 91
- 3.5.1 Intermediate Result 95
- 3.5.2 Rounding the Result 96
- 3.6.2 Conditional Testing 99
- Instruction Set Summary 100
- Data Type N Z I NAN 100
- 3.7 INSTRUCTION DESCRIPTIONS 103
- SECTION 4 105
- INTEGER INSTRUCTIONS 105
- Add Decimal with Extend 106
- EFFECTIVE ADDRESS 108
- MODE REGISTER 108
- 1514131211109876543210 108
- 1101 REGISTER OPMODE 108
- Add Address 111
- (M68000 Family) 112
- Add Immediate 113
- ADDI Add Immediate ADDI 114
- ADDQ Add Quick ADDQ 115
- ADDX Add Extended ADDX 117
- AND AND Logical AND 119
- ANDI AND Immediate ANDI 122
- ANDI ANDI 124
- Arithmetic Shift ASL, ASR 125
- Branch Conditionally Bcc 129
- Bcc Branch Conditionally Bcc 130
- Test a Bit and Change BCHG 131
- Test a Bit and Clear BCLR 134
- Integer Instructions 137
- BFINS Insert Bit Field BFINS 150
- Test Bit Field and Set BFSET 153
- BFTST Test Bit Field BFTST 155
- BKPT Breakpoint BKPT 157
- BRA Branch Always BRA 159
- BSET Test a Bit and Set BSET 160
- BSR Branch to Subroutine BSR 163
- BTST Test a Bit BTST 165
- CALLM Call Module CALLM 168
- CAS CAS 170
- CLR Clear an Operand CLR 177
- CMP Compare CMP 179
- CMPA Compare Address CMPA 181
- CMPI Compare Immediate CMPI 183
- CMPM Compare Memory CMPM 185
- Signed Divide DIVS, DIVSL 196
- Unsigned Divide DIVU, DIVUL 200
- EOR Exclusive-OR Logical EOR 204
- Exclusive-OR Immediate EORI 206
- EORI EORI 208
- EXG Exchange Registers EXG 209
- Sign-Extend EXT, EXTB 210
- JMP Jump JMP 212
- JSR Jump to Subroutine JSR 213
- Load Effective Address LEA 214
- LINK Link and Allocate LINK 215
- Logical Shift LSL, LSR 217
- MOVEA Move Address MOVEA 223
- MOVE MOVE 225
- Move 16-Byte Block MOVE16 230
- Move Peripheral Data MOVEP 235
- MOVEQ Move Quick MOVEQ 238
- MULS Signed Multiply MULS 239
- MULU Unsigned Multiply MULU 242
- Instruction Format: 246
- Instruction Fields: 246
- NEG Negate NEG 247
- NEGX Negate with Extend NEGX 249
- NOP No Operation NOP 251
- NOT Logical Complement NOT 252
- OR Inclusive-OR Logical OR 254
- ORI Inclusive-OR ORI 257
- ORI ORI 259
- PACK Pack PACK 260
- Push Effective Address PEA 263
- REGISTER ROTATE 265
- MEMORY ROTATE 266
- Return and Deallocate RTD 270
- RTM Return from Module RTM 271
- Return from Subroutine RTS 273
- SUB Subtract SUB 278
- SUBA Subtract Address SUBA 281
- SUBI Subtract Immediate SUBI 283
- SUBQ Subtract Quick SUBQ 285
- Subtract with Extend SUBX 287
- Swap Register Halves SWAP 289
- Test and Set an Operand TAS 290
- TRAP Trap TRAP 292
- Trap on Condition TRAPcc 293
- TRAPV Trap on Overflow TRAPV 295
- TST Test an Operand TST 296
- UNLK Unlink UNLK 298
- UNPK Unpack BCD UNPK 299
- SECTION 5 303
- FLOATING POINT INSTRUCTIONS 303
- Floating-Point Absolute Value 306
- Arc Cosine 310
- Floating-Point Add 313
- FADD Floating-Point Add FADD 314
- FASIN Arc Sine FASIN 316
- FATAN Arc Tangent FATAN 319
- Floating Point Instructions 323
- Floating-Point Compare FCMP 327
- FCOS Cosine FCOS 330
- FCOSH Hyperbolic Cosine FCOSH 333
- Hyperbolic Cosine FCOSH 334
- Hyperbolic Cosine FCOSH 335
- Decrement, and Branch 336
- Floating-Point Divide FDIV 338
- DESTINATION 342
- FETOXM1 e 345
- FETOXM1 345
- FGETEXP Get Exponent FGETEXP 348
- FGETMAN Get Mantissa FGETMAN 351
- FINT Integer Part FINT 354
- FLOG10 Log 360
- FLOG2 Log 363
- FLOGN Log 366
- FLOGNP1 Log 369
- FLOGNP1 370
- FMOD Modulo Remainder FMOD 372
- ⋅), but all 375
- < EA > TO REGISTER 377
- REGISTER—TO-MEMORY 380
- Move Floating-Point FMOVE 382
- System Control Register 382
- Move Constant ROM FMOVECR 385
- Data Registers 387
- Control Registers 393
- Floating-Point Multiply FMUL 396
- Floating-Point Negate FNEG 400
- FNOP No Operation FNOP 404
- Arithmetic 406
- FREM IEEE Remainder FREM 407
- FSCALE Scale Exponent FSCALE 409
- FSIN Sine FSIN 420
- FSINH Hyperbolic Sine FSINH 427
- Floating-Point Subtract FSUB 434
- FTAN Tangent FTAN 438
- Hyperbolic Tangent FTANH 441
- FTENTOX 10 444
- FTENTOX 444
- FTWOTOX 2 452
- FTWOTOX 452
- SECTION 6 455
- Invalidate Cache Lines 457
- Coprocessor 459
- Restore Functions 459
- Coprocessor Save Function 461
- Restore Internal FRESTORE 465
- Floating-Point State 465
- Move Control Register MOVEC 476
- Move Address Space MOVES 478
- 1111000001001COUNT REGISTER 485
- 0000000000 MC68851 CONDITION 485
- 16-BIT DISPLACEMENT 485
- 1111000000 487
- 0 0 1 MODE 0 0 MASK FC 487
- Flush ATC Entries PFLUSH 489
- PFLUSH PFLUSH 492
- PFLUSHA PFLUSHA 492
- 1010000000000000 495
- 001000R/ W0000 FC 498
- SRP, CRP, and TC Registers 502
- MMU Status Register 503
- TT Registers 504
- 011000R/W000000000 505
- ACx Registers 506
- Move PMMU Register PMOVE 507
- 1111000101 512
- PMMU Save Function PSAVE 513
- Set on PMMU Condition PScc 516
- Test a Logical Address PTEST 517
- (MC68030 only) 519
- 1111000001111 OPMODE 533
- Validate a Pointer PVALID 534
- Reset External Devices RESET 537
- Return from Exception RTE 538
- 0100111001110010 539
- IMMEDIATE DATA 539
- SECTION 7 541
- CPU32 INSTRUCTIONS 541
- Enter Background Mode 544
- (CPU32) 544
- Low-Power Stop 545
- TBLS TBLS 546
- TBLU TBLU 551
- CPU32 Instructions 556
- SECTION 8 557
- INSTRUCTION FORMAT SUMMARY 557
- Instruction Format Summary 577
- X AND BACX REGISTERS 581
- TBLU, TBLUN 584
- TBLS, TBLSN 584
- DATA REGISTER INTERPOLATE 585
- FRESTORE 594
- FTRAPcc 594
- APPENDIX A 597
- PROCESSOR INSTRUCTION SUMMARY 597
- Processor Instruction Summary 608
- Mnemonic Description 608
- (Continued) 609
- Data Addressing Modes 612
- A.2 MC68020 PROCESSORS 613
- (Concluded) 615
- Addressing Modes Syntax 616
- A.3 MC68030 PROCESSORS 617
- A.4 MC68040 PROCESSORS 621
- A.6 MC68851 COPROCESSORS 627
- APPENDIX B 628
- Assignment 629
- B.2 EXCEPTION STACK FRAMES 630
- Frame, Format $4 632
- Format $9 633
- 15 031 24 23 16 639
- VERSION $41 639
- (RESERVED) 639
- APPENDIX C 641
- S-RECORD OUTPUT FORMAT 641
- C.2 S-RECORD TYPES 642
- C.3 S-RECORD CREATION 643
- Table C-2. ASCII Code 645
Prodotti e manuali riguardandi Processori Motorola CPU32
Processori Motorola MVME712-12 Manuale di Servizio
(210 pagine)
(210 pagine)
Processori Motorola MC68302 Manuale Utente
(6 pagine)
(6 pagine)
Processori Motorola DSP56305 Manuale Utente
(47 pagine)
(47 pagine)
Processori Motorola MC68328 Manuale Utente
(198 pagine)
(198 pagine)
Processori Motorola SG2-DRT-3X Specifiche
(16 pagine)
(16 pagine)
Processori Motorola MC68328 Manuale Utente
(6 pagine)
(6 pagine)
Processori Motorola MC68306 Manuale Utente
(8 pagine)
(8 pagine)
Processori Motorola MC68340 Manuale Utente
(57 pagine)
(57 pagine)
Processori Motorola MC68306 Guida Utente
(89 pagine)
(89 pagine)
Processori Motorola DSP56800 Specifiche
(28 pagine)
(28 pagine)
Processori Motorola CPU32 Guida Utente
(205 pagine)
(205 pagine)
Processori Motorola DSP56303 Manuale Utente
(4 pagine)
(4 pagine)
Processori Motorola DSP56000 Manuale Utente
(354 pagine)
(354 pagine)
Processori Motorola DSP56800 Guida Utente
(446 pagine)
(446 pagine)
Processori Motorola DSP56303 Manuale Utente
(4 pagine)
(4 pagine)
Processori Motorola DSP96002 Manuale Utente
(4 pagine)
(4 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.118 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale